171 research outputs found

    Low Complexity Fluctuation Measurement in Image Processing Considering Order

    Get PDF
    The standard deviation can measure the spread out of a set of numbers and entropy can measure the randomness. However, they do not consider the order of the numbers. This can lead to misleading results where the order of the numbers is vital. An image is a set of numbers (i.e. pixel values) that is sensitive to order. In this paper, a low complexity and efficient method for measuring the fluctuation is proposed considering the order of the numbers. The proposed method sums up the changes of consecutive numbers and can be used in image processing applications. Simulation shows that the proposed method is 8 to 33 times faster than other related works

    Smart Microwave Oven with Image Classification and Temperature Recommendation Algorithm

    Get PDF
    When food is warmed in a microwave oven, the user guesses the estimated time for the heating. This cognitive process of guessing can be incorrect - resulting the final food temperature to be too hot or still cold. In this research, a novel closed-loop microwave oven is designed which automatically suggests the target temperature of a food by learning from previous experiences and the heating stops automatically when the food temperature reaches the target temperature. The proposed microwave captures and classifies the food image, and recommends the target temperature, thus the user does not need to remember the target food temperature each time the same food is warmed. The algorithm gradually learns the type of foods that are used in that household and becomes smarter in the recommendation. The proposed algorithm can recommend target temperature with an accuracy of 86.31% for solid food and 100% for liquid food. A prototype of the proposed microwave is developed using the embedded system and tested

    Capsule endoscopy system with novel imaging algorithms

    Get PDF
    Wireless capsule endoscopy (WCE) is a state-of-the-art technology to receive images of human intestine for medical diagnostics. In WCE, the patient ingests a specially designed electronic capsule which has imaging and wireless transmission capabilities inside it. While the capsule travels through the gastrointestinal (GI) tract, it captures images and sends them wirelessly to an outside data logger unit. The data logger stores the image data and then they are transferred to a personal computer (PC) where the images are reconstructed and displayed for diagnosis. The key design challenge in WCE is to reduce the area and power consumption of the capsule while maintaining acceptable image reconstruction. In this research, the unique properties of WCE images are identified by analyzing hundreds of endoscopic images and video frames, and then these properties are used to develop novel and low complexity compression algorithms tailored for capsule endoscopy. The proposed image compressor consists of a new YEF color space converter, lossless prediction coder, customizable chrominance sub-sampler and an efficient Golomb-Rice encoder. The scheme has both lossy and lossless modes and is further customized to work with two lighting modes – conventional white light imaging (WLI) and emerging narrow band imaging (NBI). The average compression ratio achieved using the proposed lossy compression algorithm is 80.4% for WBI and 79.2% for NBI with high reconstruction quality index for both bands. Two surveys have been conducted which show that the reconstructed images have high acceptability among medical imaging doctors and gastroenterologists. The imaging algorithms have been realized in hardware description language (HDL) and their functionalities have been verified in field programmable gate array (FPGA) board. Later it was implemented in a 0.18 μm complementary metal oxide semiconductor (CMOS) technology and the chip was fabricated. Due to the low complexity of the core compressor, it consumes only 43 µW of power and 0.032 mm2 of area. The compressor is designed to work with commercial low-power image sensor that outputs image pixels in raster scan fashion, eliminating the need of significant input buffer memory. To demonstrate the advantage, a prototype of the complete WCE system including an FPGA based electronic capsule, a microcontroller based data logger unit and a Windows based image reconstruction software have been developed. The capsule contains the proposed low complexity image compressor and can generate both lossy and lossless compressed bit-stream. The capsule prototype also supports both white light imaging (WLI) and narrow band imaging (NBI) imaging modes and communicates with the data logger in full duplex fashion, which enables configuring the image size and imaging mode in real time during the examination. The developed data logger is portable and has a high data rate wireless connectivity including Bluetooth, graphical display for real time image viewing with state-of-the-art touch screen technology. The data are logged in micro SD cards and can be transferred to PC or Smartphone using card reader, USB interface, or Bluetooth wireless link. The workstation software can decompress and show the reconstructed images. The images can be navigated, marked, zoomed and can be played as video. Finally, ex-vivo testing of the WCE system has been done in pig's intestine to validate its performance

    Unveiling the dynamics between consumer brand engagement, experience, and relationship quality towards luxury hotel brands : Moderating investigation of brand reputation

    Get PDF
    Funding This research did not receive any specific grant from funding agencies in the public, commercial, or not-for-profit sectors.Peer reviewedPostprin

    Automatic generation of transactors in SystemC

    Get PDF
    System-on-chip (SoC) is a major revolution taking place in the design of integrated circuits due to the unprecedented levels of integration possible. To specify, design, and implement complex SoC systems, the need arises to move beyond exist ing register transfer level (RTL) of abstraction. A new modeling method, transaction level modeling (TLM) has been proposed recently to fulfil this need. TLM modules communicate with each other through function calls and allow the designers to focus on the functionality, while abstracting away implementation details. At the RTL, however, different modules communicate through pin level signaling. SoC design methodologies involve the integration of different intellectual property (IP) blocks modeled at different levels of abstraction. Therefore a special module or channel is needed in order to link modules, IPs, designed at different levels of abstraction. This module, called transactor can be modeled using a finite state machine (FSM) providing a functional specification of the protocol's behavior. In this thesis, we propose to specify TLM-RTL transactor behaviors using the Abstract State Machine Language (AsmL). Based on AsmL specification, we have developed a methodology and tool that automatically generates SystemC code for the transactors. SystemC is a system level description language, which became IEEE standard recently. Along with the AsmL specification approach, we also proposed another approach where the transactor behavior can be described by drawing FSMs graphically and the tool will then generate SystemC code from the graphical FSM description automatically. The proposed approaches have been implemented and applied on several case studies including an UTOPIA standard protocol

    Mathematical Logic Establishment for Automated Trash Controlling in Carding Machine

    Get PDF
    In this paper, it is intended to establish a mathematical logic for the purpose of removal of trash in an automatic way and removal of trash will refer to the cleaning process of carding machine. But the selection of degree of cleaning has to be optimum considering other process factors like fiber loss, fiber rupturing, neps generation etc. Higher degree of cleaning causes higher degree of fiber loss. And in spinning mill, fiber loss means money loss as raw cotton purchasing cost consumes 50% to 60% of total manufacturing cost of yarn in terms of Bangladesh. Alongside, fiber loss is affected the cleaning system because the system is designed for fiber cleaning, not for fiber loss. So, it is necessary to measure the performance of the system. For this purpose, we have chosen two terms, ‘Cleaning Efficiency (C.E.)’ to measure the degree of cleaning & ‘Effective Cleaning (E.C.)’ to measure the performance of the system. In this paper, it is intended to describe a relationship between these two terms, graphical expression of the individuals, a way to calculate the force applied by mechanical means and the force required to clean. The ultimate result of this project is to find the relationship between the surface speed of taker-in and the trash weight of output material

    12-segment display for the Bengali numerical characters

    Get PDF
    For representing the Bengali numerical characters the researchers have been working for a long time. In this paper, the idea of 12-segment display is introduced which ensures better outlook than the existing or proposed display systems. A 12-segment display for Bengali Numerical Characters needs 4-bit inputs for representing each digit. Appropriate logic circuits are also designed for that purpose

    Future Contribution of Export and Import to GDP in Bangladesh: A Box-Jenkins Approach

    Get PDF
    The paper provides evidence of inconceivable growth of the macro-economic indicators Gross Domestic Product (GDP), Export of Goods and Services (EXPORT) and Import of Goods and Services (IMPORT) over the past three decades. The percentage of GDP occupied by each of the EXPORT and IMPORT indicator is in significant level in recent time though their contribution were little in 1981. The time series analysis by Box-Jenkins approach based on data from 1981 to 2010 indicates that the growth of the indicators will continue in the future. The forecasted GDP demonstrate the huge expansion of the different sectors within the country by 2015. The future contribution of EXPORT in GDP demanded that EXPORT will be the significant contributor in the country’s economy. On the contrary, a significant percentage of GDP will continue to be used for import of goods and services in future
    corecore